|
Embedded Computing |
|
Digital Signal Processors |
|
FPGA Processors |
|
|
- Virtex-5 FPGA - |
|
|
VPX - 4x V5 |
|
|
VPX 2xV5 & 2xPowerPC |
|
|
VPX - 2x V5 & PowerPC |
|
|
VXS - V5 & PowerPC |
|
|
PCI - V5 Digital IO |
|
|
PMC - V5 Digital IO |
|
|
XMC - V5 Analog 1.5GS |
|
|
XMC - V5 Analog 3GS |
|
|
- Virtex-4 FPGA - |
|
|
VPX - V4 for DSP |
|
|
VPX - V4 for Logic |
|
|
VXS - V4 for DSP |
|
|
VXS - V4 for Logic |
|
|
VXS - V4 IO Controller |
|
|
PMC - V4 Logic Node |
|
|
PMC - V4 DSP Node |
|
|
PMC - V4 Dual Logic |
|
|
- Virtex-II Pro - |
|
|
PMC - V2Pro Digital IO |
|
|
VXS - V2Pro & PowerPC |
|
|
PMC - V2Pro Fiber IO |
|
|
3U - V2Pro & PowerPC |
|
|
- Tools - |
|
|
FPGA Toolkit |
|
Single Board Computers |
|
Switch Cards |
|
Digital I/O |
|
Analog I/O |
|
Fiber Optic I/O |
|
Carriers |
|
Buffer Memory Nodes |
|
Ethernet |
|
Chassis |
|
Software |
|
IP Cores |
|
Mature Products |
|
Data Recording & Storage |
|
Protocol & Bus Analyzers |
|
Network Storage |
FusionIPC is designed for use in demanding signal processing applications such as radar and signal intelligence where the workload exceeds the processing capability of a single CPU. Initially supported on VMETRO’s 6U VPX/VPX-REDI (VITA 46/VITA 48) MPE730 multiprocessor board, SBC731 single board computer, and HPE720 hybrid MPC8641D/FPGA board, FusionIPC utilizes the Serial RapidIO (sRIO) fabric.
FusionIPC handles both bulk data movement and message passing in a small footprint without requiring application involvement. The software supports a Shared Memory Buffer (SMB) mechanism for high performance, low overhead, “zero copy” bulk data movement within the system and message passing for status and control. Device drivers handle dynamic bulk data movement for peer-to-peer transfers via SMBs to keep the CPUs in the system available for processing the data rather than moving it. Being designed for embedded applications, the footprint of FusionIPC has been kept to a minimum.
FusionIPC provides a Distributed Name Server with abstract named entities for configuring device members. This flexible method accommodates changes to hardware arrangements without having to rewrite configuration files, while avoiding single points of failure in the system.
FusionIPC is based on open standards with POSIX interfaces. Application development is supported with an open tool chain, specifically gcc and gdb, for target processors and instructions. It is also compatible with third party development environments including Freescale’s LTIB and Denx’s ELDK. Initially available on Linux 2.6, later distributions will also support VxWorks.