Related Products:
PMC-FPGA05 - User Programmable Virtex-5 LX110 FPGA PMC module with plug-in I/O Adapter Modules
LVDS-MOD3 - Low Voltage Differential Signalling (LVDS) - PMC Front Panel Mezzanine Module
LVDS-MOD4 - Low Voltage Differential Signaling (LVDS) - PMC Front Panel Mezzanine Module
ADC-MOD1 - Dual 105 MSPS, 14-bit ADC - PMC Front Panel Mezzanine Module
DAC-MOD1 - Dual 210MSPS, 14-bit DAC - PMC Front Panel Mezzanine Module
RS485-MOD2 - 33 Channels RS485/422 - PMC Front Panel Mezzanine Module
CAML-MOD3 - CameraLink - PMC Front Panel Mezzanine Module

PMC-FPGA03 User Programmable Virtex II Pro based FPGA PMC module with plug-in I/O Adapter Modules


  • Xilinx XC2VP50 Virtex-II Pro™ FPGA
  • Multi-Gbps Serial I/O
  • Customizable Parallel Digital I/O
  • I/O Modules including LVDS and Camera Link
  • Multiple banks of QDR SRAM & DDR DRAM

The PMC-FPGA03 is a Xilinx XC2PV50 Virtex-II Pro based FPGA PMC module with high-speed digital I/O.

The PMC-FPGA03 is optimized for computationally intensive applications. The module is available in commercial, air-cooled and rugged, conduction cooled variants.

Overview
The PMC-FPPGA03 provides developers with access to a powerful Virtex-II Pro platform FPGA - the performance of which is enhanced by large external memory structures, making the PMC-FPGA03 ideal for a wide range of reconfigurable computing applications. Two main features of the Virtex-II Pro FPGA are the inclusion, as hard-IP, of embedded IBM PowerPC 405 RISC CPU cores and RocketIO Multi-Gigabit Transceivers (MGTs) for high speed serial communications.

Digital I/O
138 single-ended lines, directly connected to the FPGA, are routed to the front panel with a separate bank of 64 single-ended lines routed to the PMC user I/O connector. Each bank is independently configurable to 2.5V or 3.3V signaling, and each bank can be configured for differential signaling.

As an alternative to parallel digital I/O, the PMC-FPGA03 can be supplied as a build option with high-speed serial communications via the FPGA's embedded Gbps RocketIO transceivers. These interfaces can be used as low level 'data pipes' or configured (using appropriate IP) to one of many standard serial communications protocols such as serial RapidIO, Infiniband or Gigabit Ethernet. The embedded PowerPC 405 processors are ideally suited to higher-level control functions such as running the protocol stacks for these interfaces.

Memory
Two independent banks of 16-bit, 64Mbytes DDR SDRAM are connected directly to the FPGA. Clocked at 125MHz, the banks can be used completely independently (e.g. 500Mbytes/s 'ping-pong' memory operations) or collectively as a single 32-bit wide, 1Gbytes/s memory structure. This memory is accessible from the PCI bus and provides a large pool of memory to buffer DMA transfers and other large data block operations.

Software
Nearly all of the FPGA resource is left free for user applications. To aid FPGA configuration, example VHDL library code blocks are provided to show how the PMC-FPGA03 resources can be used. Flash programming utilities are also provided.

For the PMC host, a board support package is provided with C++ libraries for controlling DMA transfers and interrupts handling.

Development of VHDL code for the FPGA requires synthesis tools such as Xilinx Foundation.

Last updated: Sep 27 2007, 02:13PM